Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

VERIFICATION SYSTEMVERILOG ASSERTIONS USING 2-DAY TRAINING O

Status
Not open for further replies.

cvc

Member level 3
Joined
May 11, 2009
Messages
58
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,288
Location
Bangalore India
Activity points
1,695
VERIFICATION SYSTEMVERILOG ASSERTIONS USING 2-DAY TRAINING ON PROTOCOL
CVC is announcing a week long certificate course on standard protocol verification. At the end of this course you would have finished developing a MIP (Monitor IP) for a standard protocol based on SVA. Assertions are very powerful to capture temporal behavior. Broadly it covers the following topics:
• ABV Introduction
• SystemVerilog Assertions (SVA)
• Project – develop a real life Protocol Monitor IP (MIP) with SVA
Course contents: **broken link removed**
Topic Duration
SystemVerilog Assertions 2.0 days
Project 3.0 days


Schedule
June 28-29th 2010
Contact
Send an email to: training@cvcblr.com and/or cvc.training@gmail.com for more details, cost etc. Or call us at: +91-9620209226/+91-80-42134156
Please include the following details in your email:
Name:
Company Name:
Contact Email ID:
Contact Number:
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top