Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

SystemVerilog OVM course 2-days, Jun4-5, Bangalore

Status
Not open for further replies.

cvc

Member level 3
Joined
May 11, 2009
Messages
58
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,288
Location
Bangalore India
Activity points
1,695
2-day course on “Do-it Right – OVM”
…SystemVerilog framework for creating effective Verification Environment

CVC **broken link removed** is announcing a new session of its 2-day course on “Do-it Right – OVM” - a step-by-step guide to building scalable, reusable and flexible Verification Environment using OVM.

Duration
Open Verification Methodology 2 days

The course is structured in a balanced manner with theory and lab sessions tightly embedded in a manner that helps in mastering topics learned so far in the course.

Schedule:
June 4, 5 at Bangalore

Course contents: **broken link removed**

To attend this class, confirm your registration by sending an email to **broken link removed**
Ph: 91-9620209226, 91-80-42134156

Please include the following details in your email:
Name:
Company Name:
Contact Email ID:
Contact Number:

Regards
Jagadeesh
 
Last edited by a moderator:

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top