Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Cyclone SDRAM core performance...

Status
Not open for further replies.
D

davorin

Advanced Member level 3
Joined
Jun 7, 2003
Messages
901
Helped
11
Reputation
22
Reaction score
4
Trophy points
1,298
Location
Switzerland
Activity points
7,349
Did someone tried some SDRAM core in Cyclone devices for LCD framebuffer and what performance to expect when access is shared with CPU accesses?

One option would be to burst-read each horizontal line into SRAM and pipe to LCD from there to free up CPU cycles...


Or better forget and go with external fast SRAM?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top