Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Standard delay format file after synthesis

Status
Not open for further replies.
B

bala_EE

Junior Member level 3
Joined
Apr 3, 2009
Messages
26
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,283
Location
USA
Activity points
1,414
I have a question regarding the .sdf (standard delay format) generated after the synthesis step.

The file contains the input slopes and output loads of the gates used in the design.

The output loads specify the load that it is driving.

But what do the input slopes actually mean?

Also can anybody say how static timing analysis (STA) is done?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top