Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Cadence IC6.1 - in need of help

Status
Not open for further replies.

Shlapenka

Member level 1
Joined
Nov 13, 2009
Messages
34
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Location
Lithuania
Activity points
1,528
Hi everyone!

So here is the problem, i found alot of tutorials for previous versions of IC, but cant find any for IC6.1. I am makinig an CMOS inverter, everything goes well until i reach state where in previous versions it was deign generated from source (in Virtuoso XL Layout editor: Design>Generate from source), but in IC6.1 i cant seem to find that... Can anyone help me? What is the next steps for generating a layout from schematic in IC6.1? Also if enyone has any resources on working with IC6.1 or hints where i can find them (boook or pdf names, links) and can share id be very thankful!

Thank you so much for your help! :wink:
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top