Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[VHDL] problem during the simulation -- solved

Status
Not open for further replies.
E

emefes

Newbie level 2
Joined
Apr 8, 2004
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
20
Hello everybody,

I work on a pipeline whose stages are described using processes. I want to 'transform' these processes into entities which is kinda easy to do. Until then, no problem even when I compile my beautiful work :)
But the weird stuff happens when I simulate it. Two of the five stages disappeared (in the project hierarchy). I checked out that they were correctly compiled and they are. Of course I also verified that I correctly instantiated the components and I think I did...
Does anyone know what could make this kind of problem happen ?
 

Re: [VHDL] problem during the simulation

which tool are u using?
 

Re: [VHDL] problem during the simulation

I am using Modelsim SE 5.8.


-- edit :
It was a fu**ing entity name problem. Modelsim doesn't like entities named decode or memory. I'll remember it :p
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top