Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Changing the channel length value from 180nm CMOS

Status
Not open for further replies.

akhilmukund

Newbie level 5
Joined
Dec 28, 2009
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
India
Activity points
1,341
Is there any problem to change the channel length value from 180n for the design. What are the problems by changing that?

shaan:D
 

Re: 180nm CMOS

For analog design you dont usually use the minimum allowable Length. You usually keep it somewhere between 2x Lmin or 3 Lmin. You may ofcourse vary it later during the design phase for tweaking your values when everything else is more or less finalized
 

Re: 180nm CMOS

It is all depend on the need of your circuit design and functionality. If your circuit is to operate in the wideband frequency, then the minimum L will be used, on the other hand, if it were to used for biasing circuits, or low frequency application, you can set your value to 2X and above as what others responded.
 

Re: 180nm CMOS

you need to check manuals provided by foundry.
these manuals specifies what are allowed lmin/lmax wmin/wmax for process.
as your models are extracted for these limits , if you give some dimension outside these limits .. your simulator will error out.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top