Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

delay value in verilog on Left hand side or Right hand side

Status
Not open for further replies.

raviram80

Member level 3
Joined
Jun 8, 2009
Messages
65
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,750
Hi All,

I wanted to know the differences between the following verilog constructs

1. X = #5 Y;

2. #5 X = Y;


3. X <= #5 Y;

4. #5 X <= Y;

Please let me know

Thanks,
 

Re: delay value in verilog on Left hand side or Right hand s

Hi raviram80,

You will find detailed explanation here:

**broken link removed**

Bests,
Tiksan
http://syswip.com/
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top