Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

dft interview questions - hold while running ATPG TDL's

Status
Not open for further replies.

watsonsam4

Newbie level 3
Joined
Nov 19, 2009
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
u.s.a
Activity points
1,298
dft interview questions

Hi,
I am interested to know how do you tell whether a violation is because of a setup or hold while running ATPG TDL's(patterns).
My guess is that if you get mismatches like simulated 1 instead of 0 or 0 instead of 1 is setup and hold's generally manifest as X's. Please through some insight on this topic.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top