Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to make Verilog Code to a matlab subsystem

Status
Not open for further replies.

sudhirkv

Advanced Member level 4
Joined
Dec 13, 2005
Messages
106
Helped
8
Reputation
16
Reaction score
1
Trophy points
1,298
Location
Chennai, India
Activity points
1,992
Hi all,

I Have verilog code and i need to include it as subsystem block in matlab. is it possible?

If so how?

Thanks

Sudhir
 

I don't know much details , but I heard that their is a block called link to model sim block may do so.


Also you may rewrite it in embedded matlab form.
 

Check out this old link on the forum. They talk about what you want. You may find it useful
 

use simulink for modelsim.
see simulink for modelsim on matlab manual in detail
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top