+ Post New Thread
Results 1 to 4 of 4
  1. #1
    Full Member level 1
    Points: 1,968, Level: 10

    Join Date
    Dec 2005
    Location
    Chennai, India
    Posts
    106
    Helped
    8 / 8
    Points
    1,968
    Level
    10

    How to make Verilog Code to a matlab subsystem

    Hi all,

    I Have verilog code and i need to include it as subsystem block in matlab. is it possible?

    If so how?

    Thanks

    Sudhir

    •   AltAdvertisment

        
       

  2. #2
    Full Member level 3
    Points: 3,465, Level: 13
    Achievements:
    7 years registered

    Join Date
    Oct 2006
    Location
    Egypt
    Posts
    150
    Helped
    37 / 37
    Points
    3,465
    Level
    13

    Re: How to make Verilog Code to a matlab subsystem

    I don't know much details , but I heard that their is a block called link to model sim block may do so.


    Also you may rewrite it in embedded matlab form.



    •   AltAdvertisment

        
       

  3. #3
    Junior Member level 3
    Points: 1,454, Level: 8

    Join Date
    Apr 2006
    Posts
    31
    Helped
    6 / 6
    Points
    1,454
    Level
    8

    Re: How to make Verilog Code to a matlab subsystem

    Check out this old link on the forum. They talk about what you want. You may find it useful
    https://www.edaboard.com/ftopic291327.html



    •   AltAdvertisment

        
       

  4. #4
    Member level 1
    Points: 1,078, Level: 7

    Join Date
    Feb 2008
    Posts
    32
    Helped
    2 / 2
    Points
    1,078
    Level
    7

    Re: How to make Verilog Code to a matlab subsystem

    use simulink for modelsim.
    see simulink for modelsim on matlab manual in detail



--[[ ]]--