Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

While doing Synthesis who gives us the constraints to set?

Status
Not open for further replies.
G

gmailbond

Junior Member level 1
Joined
Dec 9, 2008
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Bangalore
Activity points
1,422
While doing Synthesis who gives us the constraints to set and on what basis do they give?
And on what basis we judge that the Synthesis step is over and proceed with the next step?
 

Re: While doing Synthesis who gives us the constraints to se

For module/block,constraints comes from the top-level requirments.

For top-level it self, constraints comes from the spec or from the customer requirements.

If your top-level design is hierarchy(i.e design having more than one block) and you have only top-level constraints, there are tools like synopsys dc_shell which will derive constrains for individual modules/blocks.

I have attached synopsys document on design budgetting. Hope it will helps.

Regards,
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top