Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Help understand synthesis report..

Status
Not open for further replies.
L

lmtg

Member level 3
Joined
Jan 25, 2009
Messages
65
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,288
Activity points
1,686
Minimum input arrival time before clock: 1.749ns
Maximum output required time after clock: 2.520ns

what do these lines in the synthesis report tell me? Anything about max freq??

Thanx in advance.. : )
 

lmtg said:
Minimum input arrival time before clock: 1.749ns
Maximum output required time after clock: 2.520ns

what do these lines in the synthesis report tell me? Anything about max freq??
Click to expand...

Hi,

This is for timing analysis, also related to max freq too and to be sure that your design will work properly on hardware you need te meet all your timing constraint. One thing slack should be 0 or greater than 0 like wise more nos of timing requierement.

Here for your case Slack = 2.52 - 1.749 >0; so good one.

For more detail just download following book.

https://depositfiles.com/en/files/corvdmtaa

HTH
--
Shitansh Vaghela
 

I am so new to this. I now know how to make use of the data, but what is slack??
 

Hi,

It will be good if you read your self.

The book i suggest you will be really help full for you. And you will find all answers of your questions.

--
Shitansh Vaghlea
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top