booblik
Junior Member level 3
verilog beautifier
Are there any free utilities or plugins which can format/style verilog code to make it more readable? Along the lines of emacs' VHDL beautifier.
Are there any free utilities or plugins which can format/style verilog code to make it more readable? Along the lines of emacs' VHDL beautifier.