Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

CPLD Readback Lock - safety, readback disabled

Status
Not open for further replies.
S

sunny.watts

Newbie level 3
Joined
Jul 20, 2009
Messages
3
Helped
0
Reputation
0
Reaction score
1
Trophy points
1,281
Location
New Delhi
Activity points
1,301
CPLD Readback Lock

Hi,

I am working with different CPLDs from Altera, Lattice and Xillinx in my projects.

All these devices provide a lock bit that can lock the readback or copying of my code from the CPLD. But erase and reprogammability of the CPLD is still there chip.

My queries are regarding this locking of readback option:

1. How safe is it the code with readback lock option?

2. Is there any way with which someone can readback the bit file even if readback is disable?

Kindly revert back asap.

Regds.
Sunny Watts
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top