Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

how do everyone thnik about summit's Visual Elite?

Thread starter haifengyuyun
Start date Feb 27, 2004

Status: Not open for further replies.

Feb 27, 2004

#1

H

haifengyuyun

Member level 1

is Visual Elite is good software when design IC or FPGA?

Mar 1, 2004

#2

Z

z81203

Full Member level 5

it's well. but it mustn't be.

Status: Not open for further replies.

Similar threads

M
How do I assign decimal values in verilog?
- Started by mahesh_namboodiri
- Jan 31, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
M
Why do digital designs often need multiple clock domains?
- Started by matrixofdynamism
- Aug 3, 2023
- Replies: 3
PLD, SPLD, GAL, CPLD, FPGA Design
X
How do I interpret that Always_comb is inside of always_ff ?
- Started by Xenon02
- Jan 6, 2023
- Replies: 7
PLD, SPLD, GAL, CPLD, FPGA Design
X
How do I interpret "if" statement in different always_comb situations ?
- Started by Xenon02
- Jan 6, 2023
- Replies: 38
PLD, SPLD, GAL, CPLD, FPGA Design
X
[SOLVED] No latch inferred how do I get rid of this problem ?
- Started by Xenon02
- Dec 1, 2022
- Replies: 1
PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top