Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What are the advantages of Analog PLL over Digital PLL

Status
Not open for further replies.

elec-eng

Full Member level 5
Joined
Nov 16, 2006
Messages
243
Helped
20
Reputation
40
Reaction score
5
Trophy points
1,298
Activity points
2,927
advantages of pll

Hi all

could you answer my question please

thanks
 

analog pll

The only advantage is low jitter.
 

advantages digital pll

elec-eng said:
Hi all
could you answer my question please
thanks

Perhaps it makes sense first to clarify what you really mean as the phrase "digital PLL" is used in several ways. Some people mean only a digital PD/PFD and some other really mean "complete digital" (including filter and a number controlled oscillator)
 

digital pll advantages

Within the context of actual developments

for instance the TI driven time versus voltage driven argument

http://www2.iccad.com/data2/iccad/iccad_05acceptedpapers.nsf/9cfb1ebaaf59043587256a6a00031f78/e25be1f58da7d131872570530070afb2/$FILE/2A_3slides.PDF

by this guy

http://www.faqs.org/patents/inv/236491

it is a path to preserve system performance in the presence of NONscaling

Analog does not profit in general from further scaling but price and SOC aspects contrain analog to search for alternatives.

Digital PLL is one!

But VCO is analog, beside digital driven. The missing part is the high resolution phase detector. Analog phase detectors could easy resolve 200fs-1ps of a 20ns reference clock. The effort to built an 200fs resolving, 20ns range TDC is higher than everything else.

So a litle digital here and there to avoid NONscaling analog issues!
 

Re: digital pll advantages

Analog phase detectors could easy resolve 200fs-1ps of a 20ns reference clock.


I was looking for a paper that proves these numbers. Unfortunately, it's easy to find PFD resolutions for TDCs but not for analog PDFs. Anyone can suggest me a paper? Thanks
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top