Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Fatal error in vhdl. - Failed to open VHDL file "sample

Status
Not open for further replies.

satheeshkumars

Newbie level 3
Joined
Jun 17, 2009
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,303
sample_int.yuv

hello
I am writing a vhdl program for h264 video compression transformation and quantization and i run it in modelsim but it gives me the following error

** Error: (vsim-7) Failed to open VHDL file "sample_int.yuv" in rb mode.
# No such file or directory. (errno = ENOENT)


why? plz help me out....
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top