Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Problem with negative gain in a wide band LNA design

Status
Not open for further replies.

ganesh634

Newbie level 6
Joined
May 26, 2009
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,357
I am designing WB lna fr freq rand 3.1 Gz to 10 ghz, m using ads fr simulation of schematic......i am getting proper frequecy response for S21 plot bt the gain is negative can ny1 tell wat is the problem..............immediate help is appreciated........
also can ny1 tell me hw to draw layout using ads
 

wide band lna

Well...meny things could be wrong.

I think you need to supply some extra info?????????????
 

wideband lna design

hey here is the paper i am implementing..........kindly suggest me if there is any mistake in the design procedure
 

lna design using ads

sum1 plzz help.........i require it urgently
@tyassin............plz let me knw wat more information u require
 

wideband lna

Hi

Sure your can upload the schematic.
 

what some things you need for lna

Well in this paper LNA is designed by CMOS process.
you should mention first that you are using CMOS process.

you need to upload your results such as NF,Gain S11 etc & schematic.
otherwise no one will be able to comment.
 

lna design+design procedure

@tyassin, Abhishekabs.......i am attaching the schematic, s-parameters and noise figure graph with this post......plzz let me knw wat the changes to be made to get proper s-aprametes and noise figure
 

schematics of the wide band lna

check your connections properly.
I think C3 is not connected properly.
Also I have not done LNA using CMOS but your input side looks strange to me.

Added after 25 minutes:

It looks like C3 is not connected.
I dont have ADS access now so cant check your file.
 

lna design

Hi

Can you also send your design kit?
 

lna wide o

yup here is the design kit
 

lna design procedure

Hi

I have look at it briefly. I am able to get som gain around 7.5 dB over the complete band. However return loss is nowhere near the paper.

I am to not really a CMOS expert. I have changed the Vbias to obtain a positive gain.
 

lna design proper

thts great dude atleast u r getting positive gain......i ws trying tht fr last afew days................can u please send me the schematic file.......or mail on ganesh634@gmail.com
 

am band lna cmos

Hi

Here is the file.

Otherwise it look OK. Although you have to pay attention that some og the components are a series combination of external and internal transistor components.
Maybee the transistor models are not the same???? but CMOS is not my strong point.

Hope it can help
 

    ganesh634

    Points: 2
    Helpful Answer Positive Rating
u band lna

kk i will chk it out and let u knw..........nyways thnxs fr ur valuable help
 

wide band lna design

Hi Tyassin,
I got gain of around 12.5 db over the intrested frequency range......i increased the value of resistor in the o/p stage bt the return loss is still of concern....

Added after 1 minutes:

can nyone plz tell me hw to measure iip3 for the wideband lna using ads
 

wide band lna,wiki

Hi

Check out this document.
 

    ganesh634

    Points: 2
    Helpful Answer Positive Rating
wide band lna design

hey Tyassin that document was really of great help................thnxs a lot................... please help me regarding how to draw layout of the above ckt using ADS....
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top