Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Latchup for NAND2/NAND3 gate - need explanation

Status
Not open for further replies.
K

krish_rams

Newbie level 4
Joined
Nov 28, 2007
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,302
NAND Latchup

Can anyone expalin about the Latchup structure for NAND2/NAND3 gate?How the paracitic structure looks etc?

Thanks in advance
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top