Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Please,help me!!!Verilog problems....in Xilinx

Status
Not open for further replies.

DoraSzasz

Junior Member level 1
Joined
May 17, 2009
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,459
Hi,everyone!
Can you tell me, please,how to make the following task: an BCD counter on 8 bits, using 74163 counters and logic gates. Can you tell me the code or some ideas?
Thank you!
 

Here is verilog code for 8 bit BCD counter
Code:
module bcd_counter (clk, rst_n, count);
   input clk, rst_n;
   output [7:0] count;
   reg  [7:0] count;
   always @(posedge clk or negedge rst_n)
     if (!rst_n)
       count <= 8'h00;
     else
       if (count[3:0] == 9) begin
          count[3:0] <= 0;
          if (count[7:4] == 9) 
            count[7:4] <= 0;
          else
            count[7:4] <= count[7:4] + 1;
       end else begin
          count[3:0] <= count[3:0] + 1;
       end
   
endmodule // bcd_counter
 

Thank you, nand_gates!

This is the implementation with logic gates?
Can you,please, comment a little bit, what you did there?

Thank you a lot!

Teodora
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top