Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Exposed copper area on RF board

Status
Not open for further replies.
R

rfquery

Newbie level 3
Joined
Dec 9, 2008
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,305
how many vias for copper area

Hi all,
On few RF evalution board I have found exposed copper areas (without solder mask) on top side. For what purpose it might have been put for?

Also found a guide line that "use a large number of vias to tie the front and backside ground plane regions together." How it will help the design( since the via will add indectance to the plane)?
Thank you.
 

solder mask for rf boards

Hi

Areas without soldermask is usually becuase you might want to tune the circuits yourself. It is easier than removing it yourself ;)

In RF PCB it is very important that you have good return path for the RF currents. So it is commen that a GND plane is used, so all RF components have access to GND. It is of cause important to add MANY vias as this will lower the inductance.

Regards
 

expose copper at via masking

On few RF evalution board I have found exposed copper areas (without solder mask) on top side. For what purpose it might have been put for?
Click to expand...
To help you solder ability for tuning.
Also found a guide line that "use a large number of vias to tie the front and backside ground plane regions together." How it will help the design( since the via will add indectance to the plane)?
Click to expand...
For good grounding.
 

rf board

did not understood completley for the exposed copper thing ...my guess is that it is for the soldering of RF shield .

and this so-called via stitching is used to reduce radiation losses when stitched along RF shapes or when peppered across planes. it just acts like fences.
 

exposed copper

More parasitic inductors (vias) in parallel, means less resulting parasitic inductance.

Exposed copper is for test points, for calibration points, or for placing extra tuning components of the circuit.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top