+ Post New Thread
Results 1 to 15 of 15
  1. #1
    Newbie level 6
    Points: 773, Level: 6

    Join Date
    Dec 2008
    Posts
    12
    Helped
    0 / 0
    Points
    773
    Level
    6

    asic verification interview questions

    Hi every one,

    Yesterday i got an interview with NVIDIA.
    They asked one intresting interview question.
    What if design engineer and verification engineer do the same mistake in Test bench BFM and RTL(DUT)? How can you able to detect errors?

    My answer: Some bugs we can able to detect in FPGA. But he is not convinced

    But interviewer big custom chips like Microprocessor , we can't check in FPGA.
    What do you do in that case?

    Please answer this.

    Thanks & Best Regards,
    Ram

    •   AltAdvertisment

        
       

  2. #2
    Advanced Member level 1
    Points: 5,509, Level: 17

    Join Date
    May 2005
    Posts
    453
    Helped
    103 / 103
    Points
    5,509
    Level
    17

    nvidia interview questions

    Code reviews & protocol checkers spring to mind.



  3. #3
    Newbie level 6
    Points: 773, Level: 6

    Join Date
    Dec 2008
    Posts
    12
    Helped
    0 / 0
    Points
    773
    Level
    6

    verification interview questions

    But protocol checker will be developed by Verification engineer.
    If that is wrong, errors will occur.



  4. #4
    Advanced Member level 1
    Points: 5,509, Level: 17

    Join Date
    May 2005
    Posts
    453
    Helped
    103 / 103
    Points
    5,509
    Level
    17

    functional verification interview questions

    The questions asks if there is a mistake specifically in the BFM though.



    •   AltAdvertisment

        
       

  5. #5
    Newbie level 6
    Points: 773, Level: 6

    Join Date
    Dec 2008
    Posts
    12
    Helped
    0 / 0
    Points
    773
    Level
    6

    nvidia interview

    Yes , The mistake is in BFM and Design too.



  6. #6
    Member level 3
    Points: 1,263, Level: 8

    Join Date
    Jun 2008
    Posts
    64
    Helped
    6 / 6
    Points
    1,263
    Level
    8

    soc verification interview questions

    only when you verify design with other 'stable' BFM, you can catch that bug ... usualy an IP gets verified in multiple environments .. like block level test bench, out of box testbench (connecting DUT back to back), full fledged testbench using proven BFM, SoC level testbench using processor and all that etc... this all environments SHOULD be executed by diferent persons and so you should be able to catch that bug in one of this testbench ...

    if still you are not finding that bug, customer is defenetely going to catch it ..


    JD


    1 members found this post helpful.

  7. #7
    Junior Member level 2
    Points: 2,462, Level: 11

    Join Date
    Jun 2004
    Posts
    23
    Helped
    2 / 2
    Points
    2,462
    Level
    11

    nvidia asic

    golden reference model should be there



    •   AltAdvertisment

        
       

  8. #8
    Newbie level 6
    Points: 773, Level: 6

    Join Date
    Dec 2008
    Posts
    12
    Helped
    0 / 0
    Points
    773
    Level
    6

    nvidia interview process

    I can go for functional coverage and code reviews.
    This will solve some bugs in Testbench.



  9. #9
    Newbie level 1
    Points: 682, Level: 5

    Join Date
    Mar 2009
    Posts
    1
    Helped
    2 / 2
    Points
    682
    Level
    5

    nvidia asic interview

    Multiple ways do exist to catch these types of errors...few of them are
    1. Spyglass - Rule checker
    2. Use Assertions
    3. Functional coverage
    4. Code Review


    2 members found this post helpful.

  10. #10
    Member level 3
    Points: 1,963, Level: 10

    Join Date
    Nov 2003
    Posts
    60
    Helped
    6 / 6
    Points
    1,963
    Level
    10

    verification interview question

    Answer
    In addition to rtl engineer and verification engineer, we need model engineer to write c model for the same design. The verification engineer generates test cases to compare the rtl and c simulation outputs. By this way, we can reduce the same mistake to the lowest level.



  11. #11
    Advanced Member level 3
    Points: 6,706, Level: 19

    Join Date
    May 2008
    Location
    Shang Hai
    Posts
    972
    Helped
    82 / 82
    Points
    6,706
    Level
    19

    interview for verification engineer

    I think function coverage is good for verificaiton! and the BFM should be good!



  12. #12
    Advanced Member level 2
    Points: 4,734, Level: 16

    Join Date
    Sep 2004
    Location
    Bangalore, India
    Posts
    646
    Helped
    83 / 83
    Points
    4,734
    Level
    16

    nvidia interview question

    This is an ever green problem - how "golden" is your "golden ref model"? As the complexity grows, you add more orthogonal languages/techniques and hope that atleast one of them shall catch the intent correctly (and flag the issues, if any). On a slightly different note companies like Certess/SpringSoft are introducing the concept of "Functional Qualification", see some of my colleague's comments on this technology at:

    http://sv-verif.blogspot.com/2009/03...ology-and.html

    Ajeetha, CVC
    www.cvcblr.com



    •   AltAdvertisment

        
       

  13. #13
    Member level 5
    Points: 1,653, Level: 9

    Join Date
    Feb 2008
    Posts
    82
    Helped
    24 / 24
    Points
    1,653
    Level
    9

    design verification interview questions

    I think the interview meant to say the reference model instead of the BFM, which is suppose to predict the expected result out of the DUT.

    Two ways we can detect this problem. One is with code review and the other is to check the intent in the test itself and not completely rely on the reference model. For example, if the DUT is suppose to drop all packets with lengths shorter than 64 bytes, but some how both the DUT and reference model only drop packets that are shorter than 60 bytes, than packets with lengths from 61-64 bytes will not be dropped, both in the DUT and the reference model, and your test will say PASS. But if in your test, you check to make sure the DUT's drop counter's value is equal to the number of expected packet drop due to short length (<64B), than if it is not what you expected, than you know the DUT has a bug.


    Now, do this in every test can be cumbersome and this kind of double checking the reference model defeats the purpose of having a reference model in the first placet. However, if it's not too difficult, it is recommended you do this. I have 10 years of ASIC/FPGA verification experience and I have seen verification engineer just look at the RTL and basically copy the code and use it in their reference model, and therefore, will have the same bug and they won't be able to detect it until it's too late.

    - Hung



  14. #14
    Newbie level 4
    Points: 1,246, Level: 7

    Join Date
    Mar 2006
    Location
    Bangalore
    Posts
    5
    Helped
    2 / 2
    Points
    1,246
    Level
    7

    Re: NVIDIA Interview question? ASIC Verification

    Currently Verification is subjective( depends on the verifier).

    Functional qualification will make the subjective verification to objective and there by addressing similar bugs.

    The philosophy of Functional qualification is the RTL is modified and check if the existing TB is able to detect this.

    In this case if the DUT and BFM are similar(faulty) there might me some areas which might point to this wrong similarity.



  15. #15
    Newbie level 1
    Points: 856, Level: 6

    Join Date
    Mar 2008
    Posts
    1
    Helped
    0 / 0
    Points
    856
    Level
    6

    Re: NVIDIA Interview question? ASIC Verification

    Using a Cyclic Redundancy Check?



--[[ ]]--