Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Yes, that's kind of what I was thinking. The drawback is that now when you go to combine the 1-bit outputs of the two serdes blocks you'll have to run that clock at twice the speed compared to if you only had a single 16:1 block.
Yes, that's kind of what I was thinking. The drawback is that now when you go to combine the 1-bit outputs of the two serdes blocks you'll have to run that clock at twice the speed compared to if you only had a single 16:1 block.
FYI i've found a solution to the above issue. I split my 16bit input data into 2 8bit data and multiplex them into a pair of master/slave serdes to get a 1 bit 16:1 serialized output.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
