Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

ATPG Help... generate test patterns (in TetraMax )

Status
Not open for further replies.

skamthey

Member level 3
Joined
Jan 28, 2009
Messages
54
Helped
7
Reputation
14
Reaction score
7
Trophy points
1,288
Activity points
1,647
ATPG Help...

HI everyone,
I want to generate test patterns (in TetraMax ) for an And-Or logic(gate level) which is designed using VHDL or Verilog.:?:
How can i do this.
Will it require Design Compiler somewhere in the flow.
It will be helpful if i come to know step by step procedure.
 

ATPG Help...

i cant generate a patterns for the combinational logic... you need to have some scan flops too.
 

Re: ATPG Help...

Do u really need tetramax to generate pattern for and-or logic.. I think you can work out yourself thinking about the stuck at faults at each node.. You surely require some flops in the scan chain to do the tetramax..
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top