Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

what are the advantages of using verilog over matlab?

Status
Not open for further replies.
A

anushaganji

Newbie level 2
Joined
Jan 14, 2009
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,290
coding

what are the advantages of using verilog over matlab?
 

Re: coding

depends on you what you want to do.

Matlab is a calculation/high-level simulation software package
Verilog is a Hardware description language

Matlab is a commercial name of a piece of software
Verilog is a language


... not very comparable
 

Re: coding

thanks for the reply...
n can it be compared in terms of simulation time,efficiency or any of these kind of factors...
n the coding is being done for OFDM...
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top