Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

valid-ready pipeline protocol

Status
Not open for further replies.
L

lucyshi

Newbie level 1
Joined
Nov 24, 2008
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,286
valid ready protocol

Does anyone has the experience designing the ready-before-valid pipeline protocol ? What will the statemachine which controls the ready/valid look like ?

Thanks
 

valid ready pipeline

you can refer to AXI portocol. What's more, buffer is needed to support ready-before valid.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top