Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

why we not use FIFO in URT implementation in FPGA?

Status
Not open for further replies.

dinesh.4126

Member level 5
Joined
Feb 27, 2008
Messages
83
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,841
uart FIF0

Hi,
During UART implement on FPGA why we have not used FIFO in Transmitter and Receiver code.Can somebody suggest some thing on this.
 

Re: uart FIF0

But most of the time we avoid to used in UART.Why is it so??
 

uart FIF0

A FIFO would be a waste of logic cells, if not required by the application. But you can have it, of course.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top