Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

design CIC and compansation FIR filters

Status
Not open for further replies.

emad_vhdl

Newbie level 1
Joined
Dec 11, 2008
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,287
fir cic fpga

Hi All,

I am working on master thesis in SDR based on FPGA.
I have been trying to work out how to design the CIC / FIR filter pair in
the DDC section of this design.
I need a help to understand the main operation of these filters.
Hopefully someone out there will be able to help.
 

design cic

you can download some paper from IEEE which can help you much.
An economical class of digital filters for decimation and interpolation.pdf
This paper is a good paper and it introduces CIC filter first.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top