Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Standby current relationship with power supply

Status
Not open for further replies.
C

cafukarfoo

Full Member level 3
Joined
Jul 25, 2007
Messages
170
Helped
8
Reputation
16
Reaction score
5
Trophy points
1,298
Activity points
2,510
Hi Sir/Madam,

I had encounter a weird stuff in my digital block analog simulation.

When i start my simulation with pin VDD at logic 'high', the standby current is in nA range.

When i start my simulation with pin VDD at logic 'low' to 'high', the standby current is in mA range.

Can anyone share their experience and thought on this?

Thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top