Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

PLL MODELING FOR CLOSED/OPEN LOOP TRANSFER FUNCTION

Status
Not open for further replies.

DEVON

Newbie level 2
Joined
Sep 15, 2006
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,292
Hello friends,

I have a pll that was designed and I want to find it's transfer

function, for closed/open loop.

What are the methods that I can use in order to model it in spice(transistor level)

I don't want a behavioral model/verilogA but an electrical model for

continuous time - I want to use the charge pump from the design and to

model all the loop using extra voltages/current sources( in order to model the

pfd/vco)

Thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top