Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

UVC - in CADANCE - Sharing ideas.....

Status
Not open for further replies.
R

rakeshrupan

Junior Member level 3
Joined
Jul 31, 2008
Messages
28
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,459
cadance ideas

Hi All,

Could please any one tell me about. What is the purpose of the UVC[Universal verification component] developed in CADANCE. How we handle this UVC in our test environment. Any idea about this please share your ideas. If u have any pdf related to this UVC please share to my id rakeshrupan@gmail.com

Thanks,
Rakeshrupan
 

Where i can download Verification IP Cadence JTAG UVC? I find datasheet only.
Thanks in advance.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top