Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to do synchronization for signal transfered from high freq. to low freq. clock?

Status
Not open for further replies.

ASIC_intl

Banned
Joined
Jan 18, 2008
Messages
260
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
0
Suppose a signal is being transferred from high frequency clock domain to low frequency clock domain. How will u do synchronization in tyhis situation?
 

synchronizer problem

If you know the frequency or the ratio of fast to slow clock, u can add that many delay stages while the signal is transferred from fast clock, so that slow clock can capture the signal transferred from fast clock domain correctly or u can use handshake mechanism for the transfer from fast to slow clock domain.
 

synchronizer problem

dcreddy is correct.
I would just like to add that you should read this book ASAP:
https://www.amazon.com/CMOS-VLSI-De...bs_sr_1?ie=UTF8&s=books&qid=1221066524&sr=8-1
make sure you get the 3rd edition!

I noticed many of your questions on the forum and practically ALL could be answered much more clearly and correctly by the above book.
it is well written and actually an interesting read.

good luck!

ND
https://asicdigitaldesign.wordpress.com

p.s. the answer to that specific question is in chapter 7 of the book as well
 

Re: synchronizer problem

Hi

Do u have the softcopy of the book anywhere?

Can anyone download the softcopy of the book in edaboard?
 

Re: synchronizer problem

I am aware of all comments of me.

It will be helpful for all if you know any source of softcopy of the book.

Added after 10 minutes:

Hi

I have second edition of weste with me. Which chapter of second editon discusses this if it has been discussed in second edition.
 

Re: synchronizer problem

HI Nir

Have you read wakerley and Rabaey?

Is the third edition better than these two books?
 

Re: synchronizer problem

Nir Dahan said:
dcreddy is correct.
I would just like to add that you should read this book ASAP:
https://www.amazon.com/CMOS-VLSI-De...bs_sr_1?ie=UTF8&s=books&qid=1221066524&sr=8-1
make sure you get the 3rd edition!

I noticed many of your questions on the forum and practically ALL could be answered much more clearly and correctly by the above book.
it is well written and actually an interesting read.

good luck!

ND
https://asicdigitaldesign.wordpress.com

p.s. the answer to that specific question is in chapter 7 of the book as well

I have the second Edition.
I'm looking for the third edition. Could you please Nir Dahan share it with us?

Thanks in advance.
 

Re: synchronizer problem

HI Nir

Have you read wakerley and Rabaey?

Is the third edition better than these two books?
 

synchronizer problem

Harris's books are the best Especially the third edition of VLSI Circuit design. I'm also looking for his book: Skew-Tolerant Circuit Design.
Please if you happen to have them please share it.

Danke.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top