Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Full custom design of datapath for use in CPU

Status
Not open for further replies.
I

iamxo

Full Member level 4
Joined
Mar 22, 2006
Messages
225
Helped
16
Reputation
32
Reaction score
4
Trophy points
1,298
Location
Southeast Asia
Activity points
2,493
Is there any material about full custom design of datapath, such as adder, multiplier, not cell based?

Thanks in advance, guys
 

Do really need the datapath to be full custom? What is your constraint? Timing/area/power? Often the critical path is the control, rather than datapath.
 

I am just helping to design a 16x16 multiplier by full custom tech. It maybe the speed of datapath which limits the cpu's max freq as the company's member said. They want to speed up the cpu by re-designing some parts-such as sram, multiplier-through full custom tech.

So, i come to ask for some useful material for design.

Thanks, jbeniston..
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top