Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

difference b/w contention latency and serializtion latency

Status
Not open for further replies.

rockgird

Junior Member level 3
Joined
Apr 28, 2006
Messages
30
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,543
hello,

can any one plz tell me the precise difference b/w contention latency and serialization latency ...

and what are the other type of latencies, which one come across in system on chip ...

thanks in anticipation ... :!:
 

Re: difference b/w contention latency and serializtion laten

I can't help you with contention or serialization latency, but latency is a much overloaded term in electronic design.

Another set of latencies you need to consider are clock source latency and clock network latency. Clock source latency is the delay between the clock signal starting at some imagined source off-chip to it arriving at the starting pin visible in your design. This is important if you want to set the phase relation between two clocks.

Clock network latency is the time delay between the root pin of the clock signal and the clock pins on the flip-flops. This corresponds to the insertion delay in propagated clock mode. This is important for top-down design where you want to specify the clock delays because you need all the branches in different sub-blocks to be balanced when they are all connected together by the top-level master clock.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top