Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Multicycle and falsepath fixing in Xilinx

Status
Not open for further replies.

kil

Member level 5
Joined
Feb 15, 2006
Messages
89
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Location
banglore
Activity points
2,032
xilinx multicycle

Hi All,

How to identify the Multi cycle path and the False path in the design. do we need to identify after the Synthesis stage or the XILINX (fpga tool) tool it self will recognize and through as warning or error.

At what stage in the FPGA flow this multicycle path and False path are identified. How to fix this Multi cycle path and false path in the Xilinx fpga flow

regards
kil
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top