Alternative part for QL2007-1PQ208I

Similar threads

• X

  How to intepret this part of the code ?

  • Started by Xenon02
  • Dec 5, 2022
  • Replies: 7

  PLD, SPLD, GAL, CPLD, FPGA Design
• 

  [SOLVED] What's the alternative std logic VHDL in Verilog? (Std_logic_1164 package)

  • Started by stackprogramer
  • Apr 29, 2022
  • Replies: 3

  PLD, SPLD, GAL, CPLD, FPGA Design
• 

  VHDL. rewrite FOR LOOP using FOR GENERATE

  • Started by 4pi
  • Oct 26, 2023
  • Replies: 6

  PLD, SPLD, GAL, CPLD, FPGA Design
• 

  [SOLVED] bit-select or part-select is not allowed in a assign statement for non-net

  • Started by stackprogramer
  • Apr 24, 2022
  • Replies: 2

  PLD, SPLD, GAL, CPLD, FPGA Design
• A

  Memory (DDR) for image processing FPGA board application

  • Started by aminpix
  • Nov 29, 2023
  • Replies: 9

  PLD, SPLD, GAL, CPLD, FPGA Design