Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

help me with function in verilog

Status
Not open for further replies.

deepu_s_s

Full Member level 5
Joined
Mar 24, 2007
Messages
305
Helped
15
Reputation
30
Reaction score
5
Trophy points
1,298
Activity points
3,021
Hi All,

I am having a doubt in functions.


The function can be called from the always block only... is that right? Or can be called outside the always block?

can the wires be in the sensitivity list of the always block?

can the wires be in the argument list of the function?

Where the functions can be defined? is it inside the module or outside?

Please help me with ......... I need them as soon as possible

Thanks and Regards
Deepak
 

Hi,

The function can be called from the always block only... is that right? Or can be called outside the always block?

From what I've read, no. It can be outside the always block.

can the wires be in the sensitivity list of the always block?

yes.

can the wires be in the argument list of the function?

yes.

Where the functions can be defined? is it inside the module or outside?

In the module using "function" keyword.

Thanks.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top