+ Post New Thread
Results 1 to 4 of 4
  1. #1
    Member level 4
    Points: 1,194, Level: 7

    Join Date
    Jun 2008
    Posts
    70
    Helped
    2 / 2
    Points
    1,194
    Level
    7

    design asic beginner

    hallo,

    i'm beginning my project of chip layout design(full custom asic).the vhdl codes were already functionally verified and what i need now is to start the chip design with vhdl codes as my design entry.can someone explain me the common flow step by step from vhdl codes until chip layout??

    thx in advanced

    bruno

    •   AltAdvertisment

        
       

  2. #2
    Member level 2
    Points: 1,437, Level: 8

    Join Date
    Oct 2007
    Posts
    53
    Helped
    7 / 7
    Points
    1,437
    Level
    8

    asic design cts synthesis rtl simulation

    1) Synthesize your RTL into a netlist using a synthesization tool like design compiler.
    2) If you are looking at doing dft, you can perform the DFT at this point of time.
    3) Import the scan inserted netlist into the place and route tool you are using along with the relevant timing libraries and timing constraint files.

    This is just the overview involved in the process. Take a look into your tool guides to go ahead with each step.

    -Aravind


    1 members found this post helpful.

    •   AltAdvertisment

        
       

  3. #3
    Advanced Member level 3
    Points: 6,706, Level: 19

    Join Date
    May 2008
    Location
    Shang Hai
    Posts
    972
    Helped
    82 / 82
    Points
    6,706
    Level
    19

    Re: ASIC Design for beginner

    common flow: RTL coding-> RTL simulation->synthesis-> DFT inserting-> formal check (RTL to post scan netlist) ->p & r ->CTS-> STA->Post simulation->formal check(post scan netlist to post layout netlist)->DRC LVS->tapeout



    •   AltAdvertisment

        
       

  4. #4
    Newbie level 6
    Points: 969, Level: 7

    Join Date
    Nov 2007
    Posts
    14
    Helped
    0 / 0
    Points
    969
    Level
    7

    ASIC Design for beginner

    I think if you take care of power consumption,the power compiling should be insert between synthesis and P&R.



--[[ ]]--