Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

VHDL implementation of Digital IF in WiMAX

Status
Not open for further replies.

missbirdie

Member level 1
Joined
May 21, 2008
Messages
35
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
Egypt
Activity points
1,544
Hello
I was wondering if i want to implement the Digital up converter DUC & the Digital down converter DDC of WiMAX shown in figure, what's the values of the clock for the nco & FIR filters shall i consider in the VHDL implementation ???
Shall i consider the nyquist rate too ?? if yes what will be the nco output frequency if the intermediate frequency needed is 91.392 MHz ??
 

I basically don't understand your question, cause the diagram is showing Fs values. Fs actually is the sampling clock frequency used at each stage. The signal bandwidth and NCO frequency in constrast isn't shown in the diagram.
 

so if these are the sampling frequencies.. should the output frequency from the NCO be at least half of 91.392 MHz ?? And do u mean that the clock frequency is the sampling frequency ?? what about nyquist rate ??
 

I'm not familiar with Wimax. Generally, the NCO output frequency can be fs/4 at maximum to generate quadrature components. Also Nyquist rate limitation results from Fs = 11.4 MHz for the signal bandwith.
 

I don't read this from the literature. Can you tell where did you see this statement?
Usually digital quadrature modulators are operating at fs/4 or fs/8 carier.
 

I understand from AN421, that the IF carrier frequency is actually 22.85MHz, as I guessed initially.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top