Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to analyse the stability of this integrator circuit?

Status
Not open for further replies.
Z

zarric

Junior Member level 3
Joined
Nov 13, 2007
Messages
31
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,487
integrator ciriuit

for a integrator circuit show below

55_1213459149.jpg


the OP is a basic two stage cmos amplifier, how to compensate , and how to know the loops stability?
 

Re: integrator ciriuit

Your questionis too obscure. you should detail your design specifications and archetecture first.
 

integrator ciriuit

R1=1M
C1=2p
VN: 1.5V-2.5V f<1K
I want to know how to analysis its stability

thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top