Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

sigma delta DAC simulation method ?

Status
Not open for further replies.
M

mitgrace

Full Member level 6
Joined
May 8, 2004
Messages
367
Helped
6
Reputation
12
Reaction score
2
Trophy points
1,298
Activity points
2,526
Dear All :
Now I design a Sigma delta dac, But it need more time to sinulate .
It about 10ms , I use nanosim to do it , Does any one know what method is good
for SDM-DAC design , Any good gold flow or method ? Thanks
 

hi mitgrace,

the first step is design, and then simulating it in system-level using high-level modeling tool, such as matlab simulink, verilogA, etc.. i think modeling sigma-delta dac using simulink is a good method. when in transistor-level cadence's ultrasim is an appropriate tool to fast simulate sigma-delta dac for verification.

luck
 

Dear jiangxb :
If I want to using verilog-A and transitor simulationusing spectre or Ultrasim.
Is it ok ? DO u knwo how to model the current cell using verilog-A , Thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top