kzirshan
Newbie level 2
i am working on implementation of AES on FPGA,i have made it's core and simulate it, now i am interested to check validity of my core after implementation on FPGA. kindly suggest me, that how can i check my core performance after implemented it in FPGA.
regards
kzirshan
regards
kzirshan