Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

what does the word 'IPO' stand for?

Status
Not open for further replies.

iloveelektroda

Newbie level 6
Joined
Jul 6, 2001
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
26
It should be a process at final stage of ASIC design, but I don't know it's accurate meaning
 

hi,
in detail, that means after synthesis and p&r, if ur designs seems some tiny timing violation. u can use ipo in your synthesis tool and it will do jobs as follows: buffer insertion, cell resize , etc. but dont change your existing logic.
 

I think you do IPO in your layout tool not synthesis?!#!
 

Severy tools can perform IPO for your design,
e.g., DC and SoC encounter .
 

Use magma , it will do the IPO for you
 

It's more in P&R now in those days.
 

I have use it in DC
 

"Initial Public Offering" - but this is a joke after all these serious answers

FPGA Guru
 

In-place optimization

You can use IPO to MODIFY/CORRECT function/bug!
 

In-place Optimization for correct
or
I-Pray-Oh-god for joke:)
 

i think its related to some Intellectual process operations....but am not sure..
 

IPO= Idiots Professional Organization
 

hi
IPO stands for in place optimisation. This is actually done after floorplan. And actually done during the placement. IPO is done to increase the chances of meeting ur design timing reqiurements which include buffer insertion and resizing of cells and moving the cell instances.
 

It stands for in-place-optimisation.. And it happens during the placement stage.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top