Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

intrinsic cell delay and the transition time

Status
Not open for further replies.

hfooo1

Member level 1
Joined
Nov 3, 2007
Messages
37
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,492
what is the relationship between intrinsic cell delay and the transition time ?

for example :BUF Y=A
A : 0 -> 1 Y : 0 -> 1
the time from 0 to 1 we can call it transition time
but what is the intrinsic cell delay?
thanks in advanc
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top