Any ideas on this, also in virtuso layout when doing instancing parametised cells from the included TSMC librarys, all I see is the outline I cant see the poly, metal and diffusion etc... therefor I cant wire up cells.
Ok ive found the solution it was the display level in options/display but it reverts everytime i run virtuoso

KLEOS