Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Paramerised Cells in Virturso layout editer not being drawn

Status
Not open for further replies.
G

gezzas525

Full Member level 3
Joined
Mar 14, 2002
Messages
150
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Activity points
1,740
Any ideas on this, also in virtuso layout when doing instancing parametised cells from the included TSMC librarys, all I see is the outline I cant see the poly, metal and diffusion etc... therefor I cant wire up cells.
Ok ive found the solution it was the display level in options/display but it reverts everytime i run virtuoso

KLEOS
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top