Hello,
can someone help me how should I model the transmission line of an LVDS driver under cadence environnement. There is an instance called ( tline ) in ( analogLib) but I don think it s the appropriate one and I don t know what should I put as parameter with this tline . My Lvds will link an ASIC to an FPGA with a distance of about 20cm.

Regards.