Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What is the difference between Synchronous INPUT and Synchronous reset/clear?

Status
Not open for further replies.

reninroy

Junior Member level 1
Joined
Feb 26, 2008
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,389
plz help .....

what is the difference between Synchronous INPUT and Synchronous reset/clear..
can i relate reset/clear with clk or any other inputs

thanks in advance for the reply....
 

Re: timing

reset/clear is one of input pins,when it is enable,the circuit will be reset ,in gerneral,it has nothing to do with clk.but the clk can make the circuit work.
 

Re: timing

The figure shows combined synch load and reset. The synch reset has higher priority than load. The CE is the carry from the previous (less significant) bit.
When the input not_SR (Synchronous Reset) is 0 (its active level), the values on inputs of the trigger are J=0 and K=1 and next clock pulse drives the output Qi to 0. If not_SR=1 and not_PE=1, then Di is enabled, or if not_PE=0 , then the CE is enabled.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top