Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Layout suggetions for four input nand gate

Status
Not open for further replies.

dipak.rf

Member level 3
Joined
Mar 9, 2008
Messages
56
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,288
Activity points
1,622
Can i implement a four input nand gate in CMOS layout perpective?

If yes, what care should i take while drawing layout?

If not, please brief me with the reason?
 

Hi,

If you need to implement only four input NAND gate alone, only two layers are sufficient. Top layer you can have the NAND gate IC and its I/O lines, bottom layer you can have islands of VCC and GND.

If you need more details, don't hesitate to contact me.

Regards,

N.Muralidhara
CRL-BEL
 

    dipak.rf

    Points: 2
    Helpful Answer Positive Rating
of course you can.

if there is no requirement for the performance, you only need to draw the phsical connection.

you can refer to the layout of NAND2 in most of the textbook.
 

This nand gate is a small block of complex digital circuit, i want to know is there any effect on parameter like fan in/out, threshold volatage Vt or other.

Does it affect to my circuit peffprmance?

can i draw the layout for this four Nfet and pfet stackup?



muralicrl said:
Hi,

If you need to implement only four input NAND gate alone, only two layers are sufficient. Top layer you can have the NAND gate IC and its I/O lines, bottom layer you can have islands of VCC and GND.

If you need more details, don't hesitate to contact me.

Regards,

N.Muralidhara
CRL-BEL
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top