+ Post New Thread
Results 1 to 2 of 2
  1. #1
    Newbie level 2
    Points: 860, Level: 6

    Join Date
    Feb 2008
    Posts
    2
    Helped
    0 / 0
    Points
    860
    Level
    6

    multi-bits sigma-delta

    Hello everybody

    Nice to join this forums. Does anybody has experience with Verilog HDL code for Delta-Sigma DAC. I have simulated the delta-sigma loop multi-bits for WLAN with Matlab
    OSR = 4( Oversampling Ratio)
    BW = 10 MHz ( Bandwidth)
    The matlab simulation shows that the achieved SQNR for the case of MASH 4th order with 5 bits quantizer is 73 dB, whereas the required SQNR is 68 dB.
    Now i must write the Verilog code for this Matlab block. I began with the first order, second order in Verilog HDL, but I see the simulation is totally different with the one from Matlab, the NOISE is NO SHAPED with the Verilog Code. And I am now looking to fix the errors, but it is very difficult, because I have very little exprience with digital-design.
    Can anybody help me, or give some advices? Has anybody here the Verilog code just for 2nd order delta-sigma loop ??

    Added after 1 minutes:

    If you are interested, I can upload my simulation result with Matlab to the forum.

    •   AltAdvertisment

        
       

  2. #2
    Member level 3
    Points: 2,285, Level: 11
    Achievements:
    7 years registered
    sethtalk's Avatar
    Join Date
    Jun 2007
    Location
    taiwan
    Posts
    63
    Helped
    10 / 10
    Points
    2,285
    Level
    11

    verilog second order sigma delta

    this is a verilog code for first-order DSM , maybe it is helpful!!



--[[ ]]--